This paper presents a new dynamic residue amplifier for pipelined ADCs. With an input of 100mV pp,diff and 4x gain, it achieves -100dB THD, the lowest ever reported in dynamic amplifiers. Compared to the state-of-the-art, it exhibits >25dB better linearity with >2x larger output swing and similar noise performance. The key to this is a new linearization technique based on capacitive-degeneration. Fabricated in a 28nm CMOS, the prototype amplifier dissipates 87μW at a clock speed of 43MS/s and maintains -100dB THD up to 150MS/s. Introduction Residue amplification (>60dB THD) in pipelined ADCs often relies on closed-loop amplifiers [1] [2] [3] . However, these require large bandwidth to settle accurately, compromising the tradeoff between power dissipation and noise. In contrast, dynamic amplifiers are open-loop and more power-efficient but are more non-linear [4, 5] . Digital calibration can be used to detect and correct these errors. Although detection can be done at << sampling rate F S , digital error-correction requires logic operating at F S , consuming considerable power [6] .
Introduction
Residue amplification (>60dB THD) in pipelined ADCs often relies on closed-loop amplifiers [1] [2] [3] . However, these require large bandwidth to settle accurately, compromising the tradeoff between power dissipation and noise. In contrast, dynamic amplifiers are open-loop and more power-efficient but are more non-linear [4, 5] . Digital calibration can be used to detect and correct these errors. Although detection can be done at << sampling rate F S , digital error-correction requires logic operating at F S , consuming considerable power [6] .
This design proposes a dynamic amplifier that employs a "capacitively-degenerated" linearization (CDL) technique. It only uses slow digital non-linearity detection and adjusts an analog control-voltage to ensure excellent linearity performance with negligible power overhead.
Proposed CDL Technique Fig. 1 illustrates the CDL technique using a simple dynamic amplifier. It consists of a MOSFET pair biased in weak-inversion (WI), which is degenerated by two capacitors C DEG . C L denotes the load capacitors. Amplification begins by R low and applying an input step V IN . The amplifier's transient large-signal gain, defined as A(t)=(V OP (t)-V ON (t))/2V IN , then increases with time but in an input-amplitude dependent manner, indicating non-linearity. Initially, there is no voltage across C DEG , and hence the MOSFETs are not degenerated. Due to the exponential I-V characteristic of MOSFETs in weak-inversion, A(t) exhibits expanding behavior, i.e. gain increases with V IN . As the C DEG capacitors charge, however, they gradually degenerate the MOSFETs, eventually causing A(t) to exhibit compressing behavior, i.e. gain decreases with V IN . At the crossover moment t=t opt , marking the transition from expanding to compressing behavior, A(t=t opt ) = C DEG /2nC L becomes signal independent (n=WI slope factor), indicating perfect linearity.
In this work, the non-linearity associated with sampling the amplifier's output at times other than t opt is detected off-chip. Subsequently, the bias current I B is adjusted (Fig. 2) to tune t opt and ensure that the amplifier always samples at t opt over PVT, thus providing a simple non-linearity correction knob. Additionally, to mitigate the residual even order distortion due to circuit mismatch, a tunable offset voltage V OS is added to the C L capacitors during the reset phase (Fig. 3) .
Proposed Dynamic Amplifier Based on the CDL principle, a fully differential dynamic amplifier is proposed (Fig. 3) . By cross-coupling the C DEG capacitors, the amplifier exhibits a high common-mode (CM) impedance at its source nodes, hence reducing both the CM as well as the CM-to-differential gain significantly. Secondly, the cross-coupling topology reduces the total C DEG capacitor size by 4x for the same amplifier gain. Thirdly, the supply voltage sampled on the C DEG capacitors during the reset phase acts as a local supply during the amplification phase, greatly improving the amplifier's PSRR. Finally, the amplifier exhibits excellent noise performance due to its integrator-like nature, which also makes the kT/C noise associated with the C DEG capacitors about 4x smaller than the MOSFET's noise.
To measure < -100dB THD, an audio analyzer (APx555) with ~120dB dynamic range is used (Fig. 4) . The entire design is sized (C L =7.6pF, C DEG inputs directly, without much (<5%) signal attenuation. Since it can only analyze audio-frequency signals, an output chopper down-samples near-Nyquist signals (F S /2 ± 2.5KHz) to the audio band (2.5KHz), allowing the amplifier's dynamic performance to be measured. To take the amplifier's output off-chip, it is resampled by a switched-capacitor low-pass filter (LPF) followed by a continuous-time LPF (f -3B =45KHz). This suppresses noise beyond f -3B while still passing the input signal's first 17 harmonics, thus allowing the measurement of -100dB distortion tones relative to the main tone.
Measurement Results The prototype amplifier occupies 0.0014mm 2 in 28nm CMOS (Fig. 5) . Unless otherwise stated, all measurements are performed at 43MS/s with 100mV pp,diff input and ~4x gain. Fig. 6 shows the measured linearity versus bias current I B . THD is limited by HD3 as expected with an optimum of -108dB. Note that even with ±2.5% I B variation, THD remains better than -80dB, showing the wide linear range of the proposed amplifier. Fig. 7 shows the measured HD3 over five chips. Even with near-Nyquist input, the amplifier achieves -100dB HD3. Fig. 8 shows the measured output spectra corresponding to the optimum linearity settings. The proof-of-concept amplifier consumes 87μA from a 1V supply. The clock circuitry consumes 230μW while the rest consumes 39μW. The measured noise spectral density after the LPF is 57nV/ Hz, which corresponds well with simulations. Fig. 9 shows various measurements of the proposed amplifier's linearity. Sweeping F S from 20-150MS/s results in an HD3< -100dB, where I B is calibrated for each F S . Input amplitude is also swept from 50-200mV pp,diff while calibrating once for 100mV pp,diff input. Even with a 200mV pp,diff input and 800mV pp,diff output (V out ), the amplifier achieves -86dB HD3 without any re-calibration. Supply (V DD ) sweep from 0.83V to 1.1V shows < -86dB HD3 with one-time calibration at 1V. However, re-calibrating I B restores linearity to < -100dB HD3. Finally, measurement over temperature from -40°C to 125°C demonstrates better than -77dB HD3 with a single calibration at 25°C and ~ -100dB HD3 with continuous calibration. Table I shows a comparison of this design with other high-linearity amplifiers. Compared to [1] [2] [3] 6] , the proposed amplifier requires 26x less energy-per-cycle and achieves the highest SFDR in spite of supporting the largest load capacitor and relative output swing (V out /V DD ). Moreover, even without continuous calibration, the amplifier is quite robust to supply voltage and temperature variations (THD< -77dB). Compared to the state-of-the-art dynamic amplifiers [4, 5] , the proposed dynamic amplifier with CDL technique demonstrates >25dB better linearity while allowing at least 2x larger output swing. 
